Computer/MCQ Computer Organisation - Input Sample Test,Sample questions

Question:
 In synchronous BUS, the devices get the timing signals from __________

1.Timing generator in the device

2.A common clock line

3.Timing signals are not used at all

4. None of the mentioned


Question:
After the device completes its operation _____ assumes the control of the BUS.

1. Another device

2. Processor

3.Controller

4.None of the mentioned


Question:
Asynchronous mode of transmission is suitable for systems with multiple peripheral devices.

1.TRUE

2. False


Question:
 If two devices A and B contesting for the BUS have ID’s 5 and 6 respectively, which device gets the BUS based on the Distributed arbitration.

1.Device A

2.Device B

3.Insufficient information

4. None of the mentioned


Question:
 In IBM’s S360/370 systems _____ lines are used to select the I/O devices.

1.SCAN in and out

2. Connect

3.Search

4.Peripheral


Question:
 The asynchronous BUS mode of transmission allows for a faster mode of data transfer.

1.TRUE

2.FALSE


Question:
 The conversion from parallel to serial data transmission and vice versa takes place inside the interface circuits.

1.TRUE

2. False


Question:
 The device which is allowed to initiate data transfers on the BUS at any time is called _____

1.BUS master

2.Processor

3.BUS arbitrator

4.Controller


Question:
 The DMA transfer is initiated by _____

1.Processor

2.The process being executed

3. I/O devices

4.OS


Question:
 The registers of the controller are ______

1.64 bits

2. 24 bits

3. 32 bits

4.16 bits


Question:
 The side of the interface circuits, that has the data path and the control signals to transfer data between interface and device is _____

1.BUS side

2.Port side

3. Hardwell side

4.Software side


Question:
 When the R/W bit of the status register of the DMA controller is set to 1.

1.Read operation is performed

2.Write operation is performed

3.Read & Write operation is performed

4.None of the mentioned


Question:
Can a single DMA controller perform operations on two different disks simultaneously?

1.TRUE

2.FALSE


Question:
Distributed arbitration makes use of ______

1.BUS master

2.Processor

3.Arbitrator

4.4-bit ID


Question:
How is a device selected in Distributed arbitration?

1.By NANDing the signals passed on all the 4 lines

2.By ANDing the signals passed on all the 4 lines

3. By ORing the signals passed on all the 4 lines

4.None of the mentioned


Question:
In Centralised Arbitration ______ is/are is the BUS master.

1.Processor

2.DMA controller

3. Device

4.Both Processor and DMA controller


Question:
In Distributed arbitration, the device requesting the BUS ______

1.Asserts the Start arbitration signal

2.Sends an interrupt signal

3.Sends an acknowledge signal

4.None of the mentioned


Question:
 The DMA controller has _______ registers.

1.4

2.2

3.3

4.1


Question:
MRDC stands for _______

1.Memory Read Enable

2.Memory Ready Command

3.Memory Re-direct Command

4.None of the mentioned


Question:
Once the BUS is granted to a device ___________

1. It activates the BUS busy line

2. Performs the required operation

3.Raises an interrupt

4.All of the mentioned


Question:
The BUS busy line is made of ________

1. Open-drain circuit

2.Open-collector circuit

3.EX-Or circuit

4.Nor circuit


Question:
The BUS busy line is used __________

1.To indicate the processor is busy

2. To indicate that the BUS master is busy

3.To indicate the BUS is already allocated

4.None of the mentioned


Question:
The BUS that allows I/O, memory and Processor to coexist is _______

1.Attributed BUS

2. Processor BUS

3.Backplane BUS

4.External BUS


Question:
The Centralised BUS arbitration is similar to ______ interrupt circuit.

1.Priority

2.Parallel

3.Single

4.Daisy chain


Question:
The circuit used for the request line is a _________

1.Open-collector

2.EX-OR circuit

3.Open-drain

4.Nand circuit


Question:
The classification of BUSes into synchronous and asynchronous is based on _______

1.The devices connected to them

2.The type of data transfer

3.The Timing of data transfers

4.None of the mentioned


Question:
The controller is connected to the ____

1.Processor BUS

2.System BUS

3.External BUS

4.None of the mentioned


Question:
The controller uses _____ to help with the transfers when handling network interfaces.

1. Input Buffer storage

2.Signal enhancers

3.Bridge circuits

4.All of the mentioned


Question:
The delays caused in the switching of the timing signals is due to __________

1. Memory access time

2.WMFC

3.Propagation delay

4. Processor delay


Question:
The device which interacts with the initiator is __________

1. Slave

2.Master

3.Responder

4. Friend


Question:
The device which starts data transfer is called __________

1. Master

2.Transactor

3.Distributor

4.Initiator


Question:
The devices with variable speeds are usually connected using asynchronous BUS.

1.TRUE

2.FALSE


Question:
The master indicates that the address is loaded onto the BUS, by activating _____ signal.

1.MSYN

2.SSYN

3.WMFC

4.INTR


Question:
The Master strobes the slave at the end of each clock cycle in Synchronous BUS

1.TRUE

2.FALSE


Question:
The meter in and out lines are used for __________

1.Monitoring the usage of devices

2.Monitoring the amount of data transferred

3.Measure the CPU usage

4.None of the mentioned


Question:
The MSYN signal is initiated __________

1.Soon after the address and commands are loaded

2.Soon after the decoding of the address

3.After the slave gets the commands

4.None of the mentioned


Question:
The parallel mode of communication is not suitable for long devices because of ______

1.Timing skew

2. Memory access delay

3.Latency

4.None of the mentioned


Question:
The primary function of the BUS is __________

1.To connect the various devices to the cpu

2.To provide a path for communication between the processor and other devices

3.To facilitate data transfer between various devices

4.All of the mentioned


Question:
The technique where the controller is given complete access to main memory is __________

1.Cycle stealing

2.Memory stealing

3. Memory Con

4. Burst mode


Question:
The technique whereby the DMA controller steals the access cycles of the processor to operate is called _________

1. Fast conning

2.Memory Con

3.Cycle stealing

4.Memory stealing


Question:
The time for which the data is to be on the BUS is affected by __________

1.Propagation delay of the circuit

2. Setup time of the device

3.Memory access time

4.Propagation delay of the circuit & Setup time of the device


Question:
The transmission on the asynchronous BUS is also called _____

1.Switch mode transmission

2. Variable transfer

3.Bulk transfer

4.Hand-Shake transmission


Question:
To overcome the conflict over the possession of the BUS we use ______

1.Optimizers

2. BUS arbitrators

3. Multiple BUS structure

4.None of the mentioned


Question:
To resolve the clash over the access of the system BUS we use ______

1.Multiple BUS

2.BUS arbitrator

3.Priority access

4.None of the mentioned


Question:
What is the interface circuit?

1.Helps in installing of the software driver for the device

2. Houses the buffer that helps in data transfer

3. Helps in the decoding of the address on the address BUs

4.None of the mentioned


Question:
When the process requests for a DMA transfer?

1.Then the process is temporarily suspended

2.The process continues execution

3.Another process gets executed

4.process is temporarily suspended & Another process gets executed


Question:
When the processor receives the request from a device, it responds by sending _____

1.Acknowledge signal

2. BUS grant signal

3.Response signal

4.None of the mentioned


Question:
Which is fed into the BUS first by the initiator?

1.Data

2.Address

3.Commands or controls

4.Address, Commands or controls


Question:
___ BUS arbitration approach uses the involvement of the processor.

1.Centralised arbitration

2.Distributed arbitration

3.Random arbitration

4.All of the mentioned


Question:
_____ serves as an intermediary between the device and the BUSes.

1.Interface circuits

2.Device drivers

3.Buffers

4.None of the mentioned


Question:
____________ signal is used as an acknowledgement signal by the slave in Multiple cycle transfers.

1.Ack signal

2.Slave ready signal

3. Master ready signal

4.Slave received signal


More MCQS

  1. Computer fundamentals
  2. Computer Basic MCQS
  3. CCC MCQ Sample Paper 1
  4. CCC Exams MCQS Sample Paper Test 2
  5. Computer Basics MCQS Paper 1
  6. Computer Basics MCQS Paper 2
  7. FUNDAMENTALS OF COMPUTERS MCQs PART 2
  8. FUNDAMENTALS OF COMPUTERS MCQs PART 1
  9. FUNDAMENTALS OF COMPUTERS MCQs PART 3
  10. Computer mcqs smaple paper 1
  11. Computer mcqs smaple paper 2
  12. Computer mcqs smaple paper 3
  13. Fundamentals of Computers
  14. Fundamentals of Computers (New) Part 1
  15. Fundamentals of Computers (New) Part 2
  16. Computer Networks MCQ Questions
  17. Computer Networks Transition from IPV4 to IPV6
  18. Computer Fundamentals (New) Part 1
  19. Computer Fundamentals (New) Part 2
  20. Computer Fundamentals (New) Part 3
  21. Computer Fundamentals (New) Part 4
  22. Computer Fundamentals (New) Part 5
  23. Computer Fundamentals (New) Part 6
  24. Computer Fundamentals (New) Part 7
  25. Computer Fundamentals (New) Part 8
  26. Operating Systems MCQs Part 1
  27. Operating Systems MCQs Part 2
  28. OS(Computer Operating Systems) Part 1
  29. OS(Computer Operating Systems) Part 2
  30. OS(Computer Operating Systems) Part 3
  31. OS(Computer Operating Systems) Part 4
  32. OS - Computer Operating Systems Part 5
  33. OS - Computer Operating Systems Part 6
  34. OS - Computer Operating Systems Part 7
  35. MS Word MCQ Questions Part 1
  36. MS Word MCQ Questions Part 2
  37. MS Word MCQ Questions Part 3
  38. MS Word MCQ Questions Part 4
  39. MS Word MCQ Questions Part 5
  40. MS Word MCQ Questions Part 7
  41. MS Word MCQ Questions Part 6
  42. Microsoft Excel MCQ Questions Part 1
  43. Microsoft Excel MCQ Questions Part 2
  44. Microsoft Excel MCQ Questions Part 3
  45. Microsoft Excel MCQ Questions Part 4
  46. Microsoft Excel MCQ Questions Part 5
  47. Microsoft Excel MCQ Questions Part 6
  48. Microsoft Excel MCQ Questions Part 7
  49. MS PowerPoint MCQ Questions PART 1
  50. MS PowerPoint MCQ Questions PART 2
  51. MS PowerPoint MCQ Questions PART 3
  52. MS PowerPoint MCQ Questions PART 4
  53. MS PowerPoint MCQ Questions PART 5
  54. MS PowerPoint MCQ Questions PART 6
  55. MS PowerPoint MCQ Questions PART 7
  56. MS Access MCQ Questions Part 1
  57. MS Access MCQ Questions Part 2
  58. MS Access MCQ Questions Part 3
  59. MS Access MCQ Questions Part 4
  60. MS Access MCQ Questions Part 5
  61. MS Access MCQ Questions Part 6
  62. MS Access MCQ Questions Part 7
  63. MS Access MCQ Questions Part 8
  64. Query of MS Access MCQS Part 1
  65. Query of MS Access MCQS Part 2
  66. Computer Communication and Networking Quiz
  67. Computer Graphics MCQ Quiz Questions and Answers
  68. Computer Basics Quiz Questions
  69. Computer Quiz Questions with Answers
  70. Computer Hardware MCQS Quiz
  71. MCQ Computer Organization & Architecture
  72. MCQ Computer Organisation - Input & output Organisation SET1
  73. MCQ Computer Organisation - Input & output Organisation SET2
  74. MCQ Computer Organisation - Input & output Organisation SET3
  75. MCQS on addressing modes SET 1
  76. MCQS on addressing modes SET 2
  77. Software Engineering MCQs SET 1
  78. Software Engineering MCQs SET 2
  79. Software Engineering MCQs Set 3
  80. Software Engineering MCQs Set 4
  81. Software Engineering MCQs Set 5
  82. Software Engineering MCQs Set 6
  83. Software Engineering MCQs Set 7
  84. mcqs data structures
  85. CCC Exam Sample MCQ Paper
  86. Computer MCQ Questions set-1
  87. Computer MCQ Questions set-2
  88. Computer MCQ Questions set-3
  89. Current affairs mcq Database management
  90. Programming arcitecture
  91. Computer Graphics MCQ Questions part 1
  92. Computer Graphics MCQ Questions part 2
  93. Computer Awareness MCQs and Quiz for Banking, IBPS, RRB, RBI, SBI Exams pART 1
  94. Computer Awareness MCQs and Quiz for Banking, IBPS, RRB, RBI, SBI Exams pART 2
  95. Computer Science MCQs
  96. Computer Mcq Question
  97. MCQs based on Fundamentals of Computer 1 set
  98. Computer Mcq Question set 2
  99. MCQ Encoding Schemes
  100. Data Entry and Keyboarding Skills MCQ
  101. Computer Science Number System
  102. Computer Network MCQ
  103. MCQ Questions on Tally
  104. MCQ Questions on Tally Set 2
  105. MCQ Questions on Tally Set 3
  106. MCQ Questions on Tally Set 4
  107. Internet Technology MCQ Questions for Competitive Exams
  108. Computer Software MCQ GK Questions
  109. Computer Organization and Architecture MCQs
  110. Basic Computer GK Questions
  111. Computer Graphics MCQ Set 1
  112. Operating System MCQ Set 1
  113. Operating System MCQ Set 2
  114. Operating System MCQ Set 3
  115. Operating System MCQ Set 4
  116. Operating System MCQ Set 5
  117. Operating System MCQ Set 6
  118. Operating System MCQ Set 7
  119. Operating System MCQ Set 8
  120. Operating System MCQ Set 9
  121. Operating System MCQ Set 10
  122. Operating System MCQ Set 11
  123. Operating System MCQ Set 12
  124. Operating System MCQ Set 13
  125. Operating System MCQ Set 14
  126. Operating System MCQ Set 15
  127. Operating System MCQ Set 16
  128. Operating System MCQ Set 17
  129. Operating System MCQ Set 18
  130. Operating System MCQ Set 19
  131. Operating System MCQ Set 20
  132. Operating System MCQ Set 21
  133. Computer Graphics MCQ Question Set 1
  134. Computer Networks MCQs
  135. Computer Networks MCQs Set-2
  136. Computer Networks MCQs Set-3
  137. Computer Networks MCQs Set-4
  138. Bachelor of Computer Applications MCQs set-1
  139. Bachelor of Computer Applications MCQs set-2
  140. NET Programming MCQ
  141. Artificial Intelligence and Robotics (AIR) Set 1
  142. Artificial Intelligence and Robotics (AIR) Set 2
Search
R4R Team
R4Rin Top Tutorials are Core Java,Hibernate ,Spring,Sturts.The content on R4R.in website is done by expert team not only with the help of books but along with the strong professional knowledge in all context like coding,designing, marketing,etc!