Refer to the VHDL code given below, which of the following signal is driven by multiple drivers?
LIBRARY IEEE;
USE IEEE.std_logic_1164.all;
ENTITY function IS
PORT (b, c : IN BIT;
a, d : OUT BIT);
END function;
ARCHITECTURE behavior OF my_func IS
BEGIN
a <= b;
a <= c;
d <= b;
END behavior;
Question:Refer to the VHDL code given below, which of the following signal is driven by multiple drivers?
LIBRARY IEEE;
USE IEEE.std_logic_1164.all;
ENTITY function IS
PORT (b, c : IN BIT;
a, d : OUT BIT);
END function;
ARCHITECTURE behavior OF my_func IS
BEGIN
a <= b;
a <= c;
d <= b;
END behavior;
R4Rin Top Tutorials are Core Java,Hibernate ,Spring,Sturts.The content on R4R.in website is done by expert team not only with the help of books but along with the strong professional knowledge in all context like coding,designing, marketing,etc!